Abstract-A design methodology for synthesizing power optimized decimation filters for wideband Delta Sigma (6:E ) analog-to-digital converters (ADCs) for next-generation wireless standards is presented. The decimation filter is designed to filter the out-of-band quantization noise from a fifth-order continuous 
analog-to-digital converters (ADCs) for next-generation wireless standards is presented. The decimation filter is designed to filter the out-of-band quantization noise from a fifth-order continuous are being increasingly used in wireless applications. The D� ADC, shown in in Fig. 1 , is comprised of an analog modulator followed by a digital decimation filter. The D� modulator internally employs a lower resolution ADC and shapes the quantization noise, effectively pushing it to higher frequencies outside the signal band. Due to the oversampled nature of the D� ADCs this high-pass quantization noise can be digitally filtered out, and thus increasing the overall reso lution of the ADC. The digital filter, following the modulator, filters out the out-of-band quantization noise and also reduces the sampling rate to the Nyquist rate of the ADC [1], [2] , [3] .
CT AI: Modulator Figure I . Block diagram of a Continuous-time Delta-Sigma ADC.
There has been a growing interest in employing continuous time (CT) D� ADCs in next-generation radios [4] . Appli cations include CDMA2000, W-CDMA, multicarrier GSM, [4] , [5] . Thus, a rapid design and synthesis method is needed for design of D� decimation filters which not only consume less power, but are also reconfigurable and adaptable.
Traditionally, decimation filters have employed multirate and multistage architectures resulting in simple hardware which minimize filter word-lengths, eliminate the need of multipliers and reduce the number of registers required. Since the decimation filter operates at very high sampling rate, the multistage filter chain uses simpler filtering blocks in the initial stages to reduce power. The simplest possible decimation filter is realized using sinc filters (sincK), which are realized as a cascade of simple accumulators and differentiators. These filters are also called as CIC filters, i.e. cascades of comb and integrators, and can be implemented in a number of ways by employing polyphase structures [6] , [7] . Even though these filters are simple to realize, the passband response of these filters presents significant amount of droop which may be too low to meet the passband edge ripple specifications. A second class of filter, called half-band filters (HBF), are used for a decimation factor of 2 and provides a sharp passband to stopband transition. In the early days of D� ADCs employed in audio codecs, a cascaded combination of CIC and HB F filters was judiciously employed to achieve a large decimation factor and high out of band quantization noise suppression [8] . Here, a finite impulse response (FIR) filter is used at the end of decimation chain to compensate for the droop in the signal band. Later, when D� ADCs were developed for wireless applications, this architecture has been modified to optimize for area and power [9] , [10] , [11] , [12] , [13] . Several techniques borrowed from the digital signal processor (DSP) architectures have been borrowed to optimized the custom designed decimation filters. These eclectic techniques include multirate filtering, pipelining, retiming, and employing power efficient number systems e.g. canonical signed dig its (CSD) [14] . Several optimizations are also made during the synthesis of digital logic. Even though these techniques have been used in literature to design decimation filters, a systematic design flow for rapid prototyping is needed to bridge the gap between the filter design and transistor-level implementation.
This paper presents a design and synthesis flow for a digital decimation filter for a 5 th -order �� ADC, targeted for next-generation wireless networks. Low power, optimized filter topologies are investigated in this work and a process flow is presented for their automated synthesis and layout generation. The decimation filter is designed using a 45 nm CMOS technology using the standard cell based synthesis. The novelty of this work lies in the compilation of a process flow for rapid design of low-power decimation filters using the latest design tools. The process flow is intended towards rapid prototyping of decimation filters for reconfigurable � � ADCs employed in Software-Defined Radios. The paper is organized as follows. We present the deci mation filter chain architecture in Section III. The individual filter stages are described in Sections IV-VI, along with the hardware optimization techniques incorporated in the designs. Simulation results and design characterization is presented in Section VIII, followed by the conclusion.
II. 6 � ADC ARCHITECTURE
A typical � � ADC for wireless applications has been used to demonstrate the decimation filter design flow. The specifi cations for the modulator and the decimation filter design are detailed in Ta ble I. The CT 6 � modulator was designed to the satisfy the specifications of the next-generation wireless applications by incorporating a 5 th -order loop-filter and a 4-bit quantizer. Figure 2 shows the block diagram of the the modulator employing a 5 th -order, feed-forward, continuous time loop-filter. The modulator is implemented using Active-RC stages (see Fig. 2 ) with two resonators to create noise-transfer function (NTF) zeros in the signal band.
The modulator's simulated spectrum is illustrated in Fig.  4 . The achievable signal to quantization noise ratio (SQNR) for this design is 102 dB which corresponds to 16.7 bits. The quantization noise outside the signal band needs to be digitally filtered and decimated to the Nyquist rate of 40 MHz. Finally, the resolution of the 6 � ADC will be limited by the in band thermal noise and the aliased quantization noise after decimation.
III. DECIMATION FILTER ARCHITECTURE
The designed decimator block diagram is shown in Fig. 5 . The decimation filter is realized as a cascade of decimate by-2 stages followed by an FIR equalizer. The multistage architecture allows most of the filter hardware to operate at a lower clock frequency, and have lower hardware complexity when compared to a single state decimator. Three Sinc filters are used for initial filtering, and for initial suppression of A sample rate converter is ofter used after the decimation filter for allowing flexibility in the output sample rate for a direct interface to the digital receiver blocks [13] .
IV. SINC FILTERS
Three SincK filter stages are employed for initial quanti zation noise filtering and decimation. SincK filters offer an attractive choice for hardware implementation as they preclude the use of a digital multiplier. The filters use wrap-around 2' s-complement binary arithmetic and are inherently stable.
The multirate SincK filters are implemented as a Hogenauer structure as show in Fig. 6 [15] . The filter comprises of a cascade of K accumulators operating at the input clock frequency Us), followed by K differentiators in series clocked at fs/2 frequency [2] . The transfer function of the SincK filter is given by
where K is the number of stages and M is the decimation factor.
In order to reduce power consumption, the accumulators are implemented using retiming technique [ 14] , i.e. the register in the forward path which checks propagation of the glitches in the combinatorial adder logic to the next stage. This reduces the glitching power in the accumulators. Moreover, a pipelin ing register, clocked at fs/2, is used after the accumulator cascade to prevent the data at fs clock rate from entering the slower differentiation stages [3] . The register widths (Bmax) in the filters are selected according to the equation
where Bin is the input word length. 
V. HALFBAND FILTER
Haltband filters (HBF) are a class of filters which have their transition band centered around fs/4 and exhibit a symmetric response (i.e. linear phase response). The HBF have odd tap weights equal to zero except for n = 0 and thus allowing these filters are implemented with half the number of multiplications than the usual filters. They can be designed to provide a sharp transition band and are well-suited for decimation by a fixed factor of two [2] . A non-deterministic search procedure based HBF design methodology, proposed by Saramaki has been employed [16] . The llo th order filter achieves 90 dB stop-band attenuation and uses only 124 adders (no true multiplications). The designed haltband filter architecture is shown in Fig. 7 . The filter employs five identical sub-filters (F2), designed using adders and unit delay (z-l ) elements. The search procedure, encoded in the designHBF function in the �� To olbox [17] , determines the additional tap coefficients (Fd such that the frequency response of the composite halfband filter is better than that of the sub-filter itself.
The tap coefficients of the filter are encoded using the Canonical Signed Digits (CSD) to reduce the number of computations [18] . CSD arithmetic minimize the number of addition operations required for multiplication by representing binary numbers with a minimum count of nonzero digits. IN_--+-" This decreases the power consumption and the area used by the filter while maintaining or increasing clock speed. The optimum coefficient word length equal to 24 bits was employed in the HBF. The additional 10 bits (on top of the 14 bit resolution) ensure that the aliased quantization noise is further attenuated by 60 dB with respect to the signal noise floor. This ensures that the desired in-band SNR is preserved [3] .
VI. SC ALING AND EQUALIZATION
If the �� modulator input is large enough so that the internal states increase monotonically without being bounded, the loop will become unstable. This also sets a limit on the maximum input amplitude which can be accommodated by the �� modulator and is called the maximum stable amplitude (MSA). The MSA is less than the full scale range of the feedback DAC at in the front, and it decreases as the order of the modulator is increased. For the targeted fifth-order �� modulator, MSA is 81 % of the full scale. The digital output of the �� modulator will be the four bit representation of the input signal with shaped quantization noise wiggling around it. After the out-of-band quantization noise has been sufficiently attenuated by the decimation stages below the noise floor level in the signal band, the signal is scaled to cover the full dynamic range provided by the digital representation. A scaling factor of S = O .� 2 5' slightly lower than IjMSA, is employed to prevent overflow in the subsequent filter stages. The scaling coefficient is CSD encoded and is implemented using nested Horner's rule to minimize power and area [3] , [14] .
The passband droop due to the Sinc filter cascade is equalized by a linear phase FIR filter. The filter operates at the Nyquist rate frequency (40 MHz). The FIR filter coefficients, to cancel the magnitude response of the Sinc filters, are obtained using the Parks McClellan algorithm (firpm function in MATLAB) [19] . A 64 th -order symmetric FIR filter equalizes the resulting passband response to 0 dB in the signal band. Again, the filter tap coefficients are encoded using CSD and implemented using Horner's rule.
VII. SIMUL ATION AND EXPERIMENTAL RESULTS
Each of the decimation filter stages were individually de signed, simulated and optimized using MATLAB and Delta Sigma To olbox. Detailed simulations were performed to achieve the required ADC resolution with lowest possible power consumption. The frequency response of the Sinc filter stage is shown in Fig. 8 . It can be observed that the resulting response of the the Sinc filter cascade exhibits over 100 dB attenuation in the alias bands. The signal 9 shows the frequency response of the HBF seen in Fig. 7 . Here, the alias band rejection of the HBF is greater than 90 dB which satisfies the 85 dB attenuation specification for the decimation filter.
An equalizer is employed to compensate for the droop in the signal band. Fig. 10 shows the equalizer (an FIR filter) frequency response which compensates for the droop in the decimation filter. The resulting passband ripple is less than 0.5 dB. ---,---,----,---,---,----,---,-- the Synopsis IC Compiler tool, with power optimization options [21] . The synthesized design was placed and routed us ing the Cadence Encounter tool [22] . The power consumption of the decimation filter was estimated using the PrimeTime Px tooI [23] , which estimated the dynamic power based on the switching activity corresponding to an applied stimulus. The filter power consumption was estimated using a sinusoidal tone equal to the MSA, and with a frequency of 5 MHz. The estimated power profile for the filter is listed in Ta ble II. The synthesized decimation filter layout, shown in Fig. 12 , occupies chip area equal to 0.12 mm 2 .
with droop, Equalizer response, and droop compensated response. Figure 12 . Layout of the chip generated using the automatic place and route tool. Fig. 11 illustrates the resulting frequency response of the cascaded decimation filters with quantized coefficients. It can Table II be observed that the filter response meets the specifications POWER PROFILE FOR THE DECIMATION FILTER, VDD = 1.1V outlined in Ta ble I. 
VIII. SYNTHESIS RESULTS
The filters were translated into the optimized Ve ri log code using the MATLAB Filter HDL Coder toolbox [20] . Test benches were auto-generated and run in Synopsys VCS tool to verify the filter functionality. The generated verilog code was synthesized in 1.1 V, 45 nm CMOS technology using The decimation filter synthesis procedure, presented in this paper, relies heavily on the MATLAB filter design and HDL coder toolboxes. As an alternative, the filter design can be performed in any numerical tool like Mathcad or Scilab, and then the filter RTL can be manually coded and optimized for low-power consumption. Fig. 13 shows the distribution of the dynamic power con sumption in the decimation filter stages. It can be observed that the majority of the power dissipation is contributed by the first Sinc stage (operating at 640 MHz clock rate) and the equalizer FIR filter (operating at the decimated Nyquist rate of 40 MHz). The halfband filter power consumption has been optimized by using the techniques discussed earlier and contributes only 16% of the total power dissipation. 
IX. CONCLUSION
A systematic design procedure for the design of power optimized decimation filters for wideband CT 6� ADCs has been presented. Several architectural techniques have been used to minimize power consumption in the decimation filter. The filters have been further optimized using MATLAB tools and synthesized using automated CAD tools. Simulation results have been presented to verify the decimation filter func tionality. The presented design flow facilitates the design of low-power, fully-integrated CT 6� ADCs for next-generation wireless applications.
